

情報電子工学科 学会発表

【発表者について】 アンダーラインは本学教員、研究員および技術職員、○は発表者、※は大学院生、卒研生または卒業生

|     |   |
|-----|---|
| 学会名 | The 4th International Conference on Fuzzy Systems and Data Mining (FSDM 2018)   |
| 演題名 | Foundations of Hierarchical Model Checking: Logics, Translations, and Examples  |
| 発表者 | <u>Norihiro Kamide</u>  |
| 内容  | <p>Hierarchical model checking is a model-checking paradigm that can appropriately verify systems with hierarchical information and structures. In this study, logics and translations for hierarchical model checking are developed on the basis of linear-time temporal logic (LTL), computation-tree logic (CTL), and full computation-tree logic (CTL<sup>*</sup>). A sequential linear-time temporal logic (sLTL), a sequential computation-tree logic (sCTL), and a sequential full computation-tree logic (sCTL<sup>*</sup>), which can suitably represent hierarchical information and structures, are developed by extending LTL, CTL, and CTL<sup>*</sup>, respectively. Translations from sLTL, sCTL, and sCTL<sup>*</sup> into LTL, CTL, and CTL<sup>*</sup>, respectively, are defined, and theorems for embedding sLTL, sCTL, and sCTL<sup>*</sup> into LTL, CTL, and CTL<sup>*</sup>, respectively, are proved using these translations. These embedding theorems allow us to reuse the standard LTL-, CTL-, and CTL<sup>*</sup>-based model-checking algorithms to verify hierarchical systems that are modeled and specified by sLTL, sCTL, and sCTL<sup>*</sup>. Some illustrative examples of hierarchical model checking are also presented on the basis of the proposed logics and translations.</p> |